

# Electronics & ICT Academy

(Under Ministry of Electronics and Information Technology, Government of India)  
 Indian Institute of Technology Guwahati, Guwahati, Assam, Pin 781039

Phone: +91-361-2582503, 2582536 Email: [eictacad@iitg.ernet.in](mailto:eictacad@iitg.ernet.in)

Venue: Technology complex IIT Guwahati,

Date: 06-08 Oct, 2017

Date	Time	Topic
06-10-2017	9.00am-10.00am	Registration & Reporting
	10.00am-11.30am	<ul style="list-style-type: none"> <li>• Explain basics of Xilinx seven series FPGA Architecture.</li> <li>• Overview of Xilinx Vivado tool targeting seven series FPGA.</li> </ul>
	11.30am-11.45am	Tea Break
	11.45am-01.00pm	<ul style="list-style-type: none"> <li>• Xilinx Vivado Tool Flow with FPGA based coding techniques</li> <li>• Lab 1: Implement any sequential and combinational design using Xilinx Vivado Tool</li> </ul>
	01.00pm-02.00pm	Lunch
	02.00pm-03.00pm	<ul style="list-style-type: none"> <li>• Synthesis Technique</li> <li>• <b>Lab 2: Synthesizing a RTL Design</b> <ul style="list-style-type: none"> <li>○ Synthesize a design with the default settings as well as other settings changed and observe the effect.</li> </ul> </li> </ul>
	03.00pm-04.00pm	<ul style="list-style-type: none"> <li>• Implementation and Static Timing Analysis</li> <li>• <b>Lab 3: Implementing the Design</b> <ul style="list-style-type: none"> <li>○ Implement the synthesized design of previous lab, perform timing analysis, generate bitstream, download the bitstream and verify the functionality.</li> </ul> </li> </ul>
	04.00pm-04.15pm	Tea Break
	04.15pm-05.00pm	Session Continue
	07-10-2017	10.00am-11.30am
11.30am-11.45am		Tea Break
11.45am-01.00pm		<ul style="list-style-type: none"> <li>• Xilinx Design Constraints               <ul style="list-style-type: none"> <li>○ timing analysis.</li> </ul> </li> </ul>
01.00pm-02.00pm		Lunch Break
02.00pm-03.15pm		<ul style="list-style-type: none"> <li>• <b>Lab 5: Xilinx Design Constraints</b></li> </ul>

# Electronics & ICT Academy

(Under Ministry of Electronics and Information Technology, Government of India)  
 Indian Institute of Technology Guwahati, Guwahati, Assam, Pin 781039

Phone: +91-361-2582503, 2582536 Email: [eictacad@iitg.ernet.in](mailto:eictacad@iitg.ernet.in)

		<ul style="list-style-type: none"> <li>• Create a project with I/O Planning type, enter pin locations, and export it to the rtl. Then create the timing constraints and perform the</li> <li>• Hardware Debugging               <ul style="list-style-type: none"> <li>○</li> </ul> </li> </ul>
	03.15pm-04.00pm	<ul style="list-style-type: none"> <li>• <b>Lab 6: Hardware Debugging</b></li> </ul> <p>Use Mark Debug feature and also available Integrated Logic Analyzer(ILA) core (available in IP Catalog) to debug the hardware.</p>
	04.00pm-04.15pm	Tea Break
	04.15pm-05.00pm	Session Continue
08-10-2017	10.00am-11.30am	<ul style="list-style-type: none"> <li>• Introduction to Embedded System Design using MicroBlaze soft processor</li> <li>• <b>Lab 7: Simple Hardware Design</b> <ul style="list-style-type: none"> <li>○ Create a Vivado project and use IP Integrator to develop a basic embedded system for a target board.</li> </ul> </li> </ul>
	11.30am-11.45am	Tea Break
	11.45am-01.00pm	<ul style="list-style-type: none"> <li>• Zynq Architecture</li> <li>• Extending the Embedded System into Programmable Logic(FPGA)</li> </ul>
	01.00pm-02.00pm	Lunch
	02.00pm-03.00pm	<p><b>Lab 8: Adding Peripherals in Programmable Logic</b></p> <ul style="list-style-type: none"> <li>• Extend the hardware system by adding AXI peripherals from the IP catalog.</li> </ul>
	03.45pm-04.00pm	Tea Break
	04.00pm-05.00pm	<b>Distribution of Certificates , Feedback, Vote of Thanks</b>